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ABSTRACT  
 
As wireless communication enters smartphone era, more complicated 
communication technologies are being used to transmit higher data rate. Power amplifier 
(PA) has to work in back-off region, while this inevitably reduces battery life for cellphones. 
Various techniques have been reported to increase PA efficiency, such as envelope 
elimination and restoration (EER) and envelope tracking (ET). However, state of the art 
ET supply modulators failed to address high efficiency, high slew rate, and accurate 
tracking concurrently.  
In this dissertation, a linear-switch mode hybrid ET supply modulator utilizing 
adaptive biasing and gain enhanced current mirror operational transconductance amplifier 
(OTA) with class-AB output stage in parallel with a switching regulator is presented. In 
comparison to a conventional OTA design with similar quiescent current consumption, 
proposed approach improves positive and negative slew rate from 50 V/µs to 93.4 V/µs 
and -87 V/µs to -152.5 V/µs respectively, dc gain from 45 dB to 67 dB while consuming 
same amount of quiescent current. The proposed hybrid supply modulator achieves 83% 
peak efficiency, power added efficiency (PAE) of 42.3% at 26.2 dBm for a 10 MHz 7.24 
dB peak-to-average power ratio (PAPR) LTE signal and improves PAE by 8% at 6 dB back 
off from 26.2 dBm power amplifier (PA) output power with respect to fixed supply. With 
a 10 MHz 7.24 dB PAPR QPSK LTE signal the ET PA system achieves adjacent channel 
leakage ratio (ACLR) of -37.7 dBc and error vector magnitude (EVM) of 4.5% at 26.2 
dBm PA output power, while with a 10 MHz 8.15 dB PAPR 64QAM LTE signal the ET 
PA system achieves ACLR of -35.6 dBc and EVM of 6% at 26 dBm PA output power 
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without digital pre-distortion (DPD). The proposed supply modulator core circuit occupies 
1.1 mm2 die area, and is fabricated in a 0.18 µm CMOS technology. 
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CHAPTER 1 
INTRODUCTION 
 
1.1 Research Background 
1.1.1 Wireless Communication 
In dictionary, the first explanation of Communication is “the imparting or 
exchanging of information or news”. People has been seeking methods of long distance 
wireless communication for more than two thousand years. In China, ancient emperors 
employed beacons to convey the message of an invasion from the border to the capital. Fig. 
1.1 presents a segment of the Great Wall with several beacons on it. When soldiers detected 
any invasion, they would light up the firewood and sent the signal by smoke. When Soldiers 
on the next following beacon saw the smoke from the previous beacon, they would light 
up their firewood and sent the signal to the next one. The message of the enemy invasion 
passed by beacons one by one and finally arrived at the capital. This is the first kind of long 
distance wireless communication in human history.  
In 1865, James Clerk Maxwell published the famous Maxwell’s equations which 
built the foundation of the Classical Electromagnetism [1]. In 1948, Claude Elwood 
Shannon proposed the Information Theory in his distinguished paper which entitled “A 
Mathematical Theory of Communication” [2]. With these theories and the development of 
semiconductor industry, the dream of the convenient wireless communication finally came 
true.  
  12 
Motorola produced the first handheld mobile phone in 1973 [3]. A bulky heavy 
handheld box which can only talk for 30 minutes but took almost half a day to recharge. 
Fig. 1.2 illustrates Martin Cooper photographed in 2003 with his 1973 handheld mobile 
phone prototype [10]. Six years later, in 1979, the first commercial cellular network was 
launched in Japan by Nippon Telegraph and Telephone (NTT) [3]. It was considered as the 
first generation (1G) network in later days and used the analog telecommunications 
standards. Although the 1G mobile phone was pricy and bulky, but the demand was very 
strong. which led the revolution of modern communication. 
In 1990s, two digital communication standards, GSM and CDMA, replaced the 1G 
analog network which was known as the second generation (2G) mobile phone system [3]. 
With the development of the battery technology, higher efficiency of the electronics and 
the increasing deployment of the base stations, the cell phones were no longer pricy and 
 
 
Fig. 1.1 The great wall with beacons  
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bulky. Instead, they were only few hundred grams in weight and could be held in one hand 
easily. Comparing to the 1G network, the 2G mobile systems enhanced communications 
by introducing more ways to communicate, such as text messaging, and the initial 
multimedia access through the mobile networks.  
 While the 2G cell phone swept the world, the demands for more data and faster 
data transmission speeds were growing. It soon became the driving force for the new 
multimedia era in customers’ hands. The third generation (3G) technology was born, and 
first commercialized in Japan in 2001 by NTT DoCoMo using the WCDMA technology 
[3]. The enhanced speed of 3G network can let people download or stream content on the 
phone. Among all the competing 3G technologies, WCDMA standard occupied two third 
 
 
Fig. 1.2 Martin Cooper photographed in 2003 with his 1973 handheld mobile phone 
prototype [10] 
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of the global market which made it the biggest winner in the 3G era. As more and more 
users joined the 3G network and more data required from the applications, 3G network was 
no longer capable to satisfy all the demands. Then the industry began to develop the fourth 
generation (4G) technology. Fig. 1.3 presents Steve Jobs introduced the first iPhone to the 
world on Jan 9, 2007. With its powerful multimedia and computing abilities, iPhone 
reshaped the landscape of mobile phone industry [10].  
Long-Term Evolution (LTE) is one of the 4G high speed wireless communication 
technologies which developed by 3rd Generation Partnership Project (3GPP) [4]. It evolved 
from GSM and UMTS technologies and based on Orthogonal Frequency Division Multiple 
Access. Higher order modulation (up to 64-QAM), larger bandwidth (up to 20MHz) and 
downlink multiplexing are adopted to achieve faster date rate. The peak downlink rate is 
 
 
Fig. 1.3 Steve Jobs introduced the first iPhone to the world on Jan 9, 2007 [10] 
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300Mbps (with 4x4 antennas and 20MHz bandwidth) and the peak uplink rate is 75Mbps 
[5]. 
 
1.1.2 LTE Application Market 
The blossom of the social networks boosts the LTE market. In 2012, there were 68 
million global LTE subscriptions. This number almost doubled in 2013 to 134 million 
global LTE subscriptions. The forecast shows that by 2018, the global LTE subscriptions 
will surpass 1 billion [6]. With the enormous number of the subscriptions, the LTE global 
market grows at tremendous growth rate. In 2012, the entire LTE market revenues were 
valued at US $10.47 billion. However, in 2016 the revenues already increased to US $344.8 
billion. And it will continue growing exponentially to US $610.71 billion globally in 2019 
[7]. From 2012 to 2019, the compound annual growth rate of the LTE global revenues is 
78.6% annually. In future, LTE market will keep increasing and the revenues will be US 
$926.1 billion by 2024 [8].   
 
1.1.3 Research Motivation 
As the cell phone evolved from 1G cellphone to 4G LTE smartphone, its power 
consumption is inevitably increased. However, the modern battery technology could not 
follow the rapid development of the cellphone, it became a limiting technology to modern 
wireless communication system. A survey in May 2014 by research company GMI 
revealed that 89% of 1000 Britons rated long battery life was more attractive than all the 
other features when buying a new smartphone [9]. 
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Numerous researchers started to focus on improving the efficiency to prolong the 
battery life. Fig. 1.4 (a) and (b) illustrates the average daily energy drain breakdown within 
5 groups of 1520 users [11]. The combined cellular related power consumption is 26.4%, 
which is the second largest source of battery usage and only 1% lower than the screen 
power consumption which is 27.4%. Fig. 1.5 depicts how the advanced communication 
systems increase the power amplifier (PA) energy consumption [12]. With the increasing 
waveform complexity and the higher peak to average power ratio (PAPR) from GSM to 
 
(a) 
 
 
(b) 
Fig. 1.4 (a) The average daily energy drain breakdown within 5 groups of 1520 users. 
(b) Daily energy percentage breakdown, averaged over all users. [11] 
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4G LTE, the PA power consumption increased a few times. For example, the 4G LTE 
QPSK signal with 5.4dB PAPR increased the PA power consumption more than two times 
than that of GSM; the LTE-A 40MHz/200RB signal with 8.7dB could even increase the 
PA power consumption to almost four times than that of GSM. To reduce the cellphone 
power consumption and to improve the efficiency, Envelope Tracking (ET) technique has 
been developed which can dramatically increase the efficiency of the PA in back off region. 
 
 
1.2 Dissertation Outline 
The organization of this dissertation is as follows: Chapter 1 provides a brief 
introduction of the research background and the motivation. In the meantime, it explains 
the existing large PA power consumption issues. Chapter 2 reviews prior PA supply 
modulator approaches. The advantage and disadvantage of prior approaches are discussed. 
Chapter 3 presents a hybrid ET supply modulator. The details of the proposed high slew 
rate and adaptive biasing features are described. Chapter 4 demonstrates the measurement 
 
 
Fig. 1.5 Increasing waveform complexity is pushing up the PA energy consumption 
[12] 
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results of the hybrid ET supply modulator. Chapter 5 illustrates a summary and a discussion 
of possible future work.  
  19 
CHAPTER 2 
STATE OF THE ART POWER AMPLIFIER SUPPLY MODULATOR DESIGN AND 
DESIGN CONSIDERATIONS 
 
2.1 Envelope Tracking and Envelope Elimination and Restoration 
Modern mobile communication systems employ Orthogonal frequency-division 
multiplexing (OFDM) to achieve high date rates within a limited bandwidth. The signals, 
which are modulated by the highly spectral efficient modulation schemes such as 
Quadrature Phase Shift Keying (QPSK) and Quadrature Amplitude Modulation (QAM), 
have characteristics as dynamic envelope and large PAPR. To satisfy the stringent linearity 
and the PAPR requirements demanded by state of the art communication systems, the RF 
PA is required to operate in the back-off region, which dramatically reduces the efficiency 
of the RF PA. Various techniques to improve the efficiency and extending the battery life 
of a transmitter have been investigated. One of the techniques to enhance efficiency 
involves controlling the power supply of the RF PA with the modulated signal’s envelope 
power. Two commonly used techniques to achieve this are envelope elimination and 
restoration (EER) [13] and ET. Fig. 2.1 depicts a simplified Kahn EER transmitter block 
diagram. EER technique amplifies amplitude and phase signals through two separate paths 
and a switch mode PA (Class D/E mode) is used to transmit the phase signal. However, ET 
technique requires a linear PA to amplify both amplitude and phase signals together, while 
modulating the PA supply level to improve class AB efficiency. Theoretically EER has 
better efficiency due to its use of high efficiency switch-mode PA. However, it demands a 
wider bandwidth supply modulator in comparison to ET, to meet RF linearity requirements. 
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This requirement limits EER technique to narrow-band applications. Due to this reason, 
ET technique is a better choice for wideband LTE applications [14][19]. 
 
2.2 State of the Art Power Amplifier Supply Modulator Topologies 
Fig. 2.2 (a) and (b) show a simplified block diagram of an ET PA system and its 
waveform respectively. In an ET PA system, the drain of the PA is connected to the output 
of a high efficiency supply modulator which tracks the envelope of the RF signal. The 
power consumption of the PA is proportional to the power supply voltage, therefore with 
a high efficiency ET supply modulator, the PA consumes less power in comparison to a 
conventional PA. Although the ET supply modulator itself needs to consume some power 
to operate, the overall efficiency is still improved considerably due to the high current 
levels at the transmitter output. Linear low-dropout regulators (LDOs) have been employed 
to implement supply modulator for PAs. They can achieve good linearity and bandwidth, 
but the efficiency is limited by the voltage drop on the power transistor. In [14], LDOs are 
used as a class G supply modulator to smoothing class G response. On the other hand, 
switching amplifiers provide high efficiency at all power levels, but their bandwidth is too 
 
 
Fig. 2.1 Simplified block diagram of Kahn EER transmitter 
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narrow for advanced 4G communication systems [15][16]. Recently reported switching 
amplifiers utilize multiphase and slew rate enhancement to achieve a medium bandwidth 
[17]. However, several design issues including equal current sharing among different 
stages and increased switching losses need to be addressed. In switching amplifiers, the 
output noise is much higher than that of linear amplifier which results in a relatively poor 
linearity for the PAs. Hybrid supply modulators, which combine linear and switching 
amplifier in a master-slave configuration, can achieve wide bandwidth, high linearity and 
 
(a) 
 
 
(b) 
 
Fig. 2.2 (a) Simplified block diagram of ET PA system. (b) ET PA waveform 
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high efficiency simultaneously [18]-[35]. Various methods have been published to enhance 
the ET PA systems’ efficiency and linearity. In [18], a switching amplifier operating in two 
phases to reduce current ripple and power loss is proposed. A transistor-resizing technique 
for the PA to increase its efficiency is described in [24]. In [22] a two level linear amplifier 
supply is presented, a low bandwidth dynamic linear amplifier supply is explained in [26], 
and a multi-level linear amplifier supply is illustrated in [30]. An envelope shaping function 
to reduce nonlinear characteristics in the low supply voltage region is introduced in [20].   
 
2.3 Supply Modulator Design Considerations 
In a hybrid ET supply modulator, the linear amplifier should have sufficient low-
frequency gain, wide bandwidth and high slew rate as well as large drive capability to 
effectively track the large PAPR envelope signal, maintain a good linearity, and drive the 
low equivalent PA resistance. Previously, folded cascode amplifier followed by a class AB 
buffer was a popular choice for implementing the linear amplifier [19][21][23][24][29][30]. 
The use of a rail to rail input cascode amplifier followed by a class AB buffer is also 
reported in [25][35]. Although they achieve high dc gain through cascode devices, their 
slew rate is limited by the constant input biasing current. In [26] a source cross-coupled 
differential amplifier followed by a class AB buffer is introduced. Unlike their cascode 
counterparts, this topology achieves high slew rate due to its class AB input stage operation. 
However, the dc gain of this linear amplifier is insufficient to meet the accuracy 
requirements when driving a low PA equivalent load resistance. Most previously reported 
ET supply modulators failed to provide sufficient dc gain and slew rate simultaneously. 
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In this dissertation, an ET hybrid supply modulator utilizing a linear amplifier, 
which employs signal level tracking adaptive biasing and gain enhanced current mirror 
operational transconductance amplifier (OTA), in parallel with a buck switching amplifier 
is presented. The proposed topology can achieve high low-frequency gain, wide bandwidth, 
and high slew rate concurrently.  
  24 
CHAPTER 3 
PROPOSED HIGH SLEW-RATE ADAPTIVE BIASING HYBRID ENVELOPE 
TRACKING SUPPLY MODULATOR DESIGN 
 
3.1 ET Hybrid Supply Modulator Architecture 
Fig. 3.1 shows the architecture of the proposed ET hybrid supply modulator. The 
adaptive biasing linear amplifier works as a voltage controlled voltage source, ensuring 
Vout closely tracks the input envelope. The switching amplifier, which is controlled by the 
output current of the linear amplifier, works as a current-controlled current source, 
providing the dc and low frequency current to the PA with high efficiency. The off-chip 
inductor, the equivalent capacitance, and resistance of the PA form a second order low pass 
filter, filtering out the switching ripple. The switching amplifier current still contains 
considerable amount of current ripple. The linear amplifier not only provides high 
 
 
Fig. 3.1 Architecture of the proposed ET Hybrid Supply Modulator 
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frequency current to the PA but also cancels the current ripple and its harmonics from the 
switching amplifier. Fig. 3.2 illustrates the simulated current frequency responses of the 
switching amplifier and the linear amplifier with 10 MHz LTE signal. Which proves the 
above analysis. The frequency response of the outputs of the switching amplifier, the linear 
amplifier, and the combined hybrid supply modulator can be expressed as isw(s), ilinear(s), 
and iout(s) respectively. The open loop transfer function H(s) between ilinear(s) and isw(s) can 
be found by (3-1) after cutting off the current branch from linear amplifier to PA drain. 𝑖"#$%&'(𝑠) ∙ 𝐴(𝑠) = 𝑖./(𝑠) ∙ 𝑠𝐿 + 𝑅"3&4 ∥ 6.∙789:;                           (3-1) 
 
 
 
Fig. 3.2 Current frequency responses of the switching amplifier and the linear 
amplifier with 10 MHz LTE signal 
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Where A(s) is the transfer function from ilinear(s) current to the input average voltage 
of the inductor, Rload is the PA drain equivalent resistance, Cload is the PA drain equivalent 
capacitance, and L is the off-chip inductance. H(s) is given by: 𝐻 𝑠 = #=>(.)#8?@A:B(.) = C(.)∙ .∙D89:;∙789:;E6D89:;∙ .F∙G∙789:;E.∙ HI89:;E6                                (3-2) 
From (3-2), it can be shown that H(s) has a low pass response. Since 𝑖3JK 𝑠 =𝑖"#$%&' 𝑠 + 𝑖./(𝑠), the closed loop transfer function of ilinear(s) and isw(s) to iout(s) can be 
represented as: 𝑖"#$%&'(𝑠) = 66EL . 𝑖3JK(𝑠)                                                  (3-3) 𝑖./(𝑠) = L .6EL . 𝑖3JK(𝑠)                                                  (3-4) 
As shown in (3-3) and (3-4), the switching amplifier current has a low pass 
characteristic while the linear amplifier current has a high pass characteristic. An ideal 
linear amplifier with infinite GBW can cancel the entire current ripple from the switching 
amplifier current and generate a ripple free current at the output of the hybrid supply. 
However, the linear amplifier has finite GBW and it can only cancel current ripple within 
its finite GBW while still leaving some residual ripple in the output current which limits 
the linearity of the hybrid supply modulator. 
The transition frequency, FT, which is defined as the frequency where the switching 
amplifier current and the linear amplifier current split, should be optimized based on the 
efficiency and the linearity. If FT is too small, the low efficiency linear amplifier would 
supply more of the high frequency current to the PA load, which will degrade the overall 
efficiency of the supply modulator. If FT is too large, the switching amplifier would 
generate higher frequency current ripple. Since the linear amplifier still has the same GBW, 
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the residual current ripple at the output of the supply modulator would increase, which 
would result in the hybrid supply modulator linearity problem [35]. The transition 
frequency, FT, is directly proportional to the switching amplifier switching frequency Fsw. 
Fsw is shown in equation (3-5) [20]. 𝐹./ = D=A@=AN9OP N;;QN9OPRN;;SGNT                                                 (3-5) 
Where Vdd, Vout, VH, Rsense, L, and N are the supply voltage, the output voltage of 
the supply modulator, the hysteresis voltage of comparator, the current sensing resistance, 
the inductance, and the current sensing gain, respectively. By selecting different design 
parameters VH, Rsense, L, and N, the switching frequency can be optimized between 
efficiency and linearity, such that indirectly optimizes transition frequency FT. In this work, 
the optimized transition frequency FT is found to be around 600 kHz for 10 MHz LTE 
signal as shown in Fig. 3.2. 
 
3.2 Envelope Shaping 
Envelope shaping or envelope shifting plays an important role in improving the ET 
PA system’s linearity. In the low power region, the ET supply modulator provides a low 
level modulated voltage to the PA drain. If the modulated supply voltage is smaller than 
the knee voltage (turn-on voltage of the power transistor in the PA), large AM-AM and 
AM-PM distortion will be generated due to the compression in transistors. To solve this 
problem, a dc shift is commonly applied to the envelope signal [20][23][28]. Another 
advanced envelope shaping technique, termed sweet spot tracking, shifts the dc level, but 
also tracks the minimum third-order intermodulation distortion (IMD3) at various power 
levels [21]. In the proposed approach, the envelope shaping function shown in (3-6) is 
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adopted. Where VEnv, VDC, k, and VPA_drain, are the input envelope voltage, the PA drain dc 
shift voltage, the envelope scaling factor to avoid clipping, and the modified PA drain 
supply voltage, respectively. 
𝑉VC_4'&#$ = 𝑘×𝑉Z$[ + 𝑉\7                                          (3-6) 
This approach achieves better linearity and increases the efficiency concurrently. 
The envelope shaping function is depicted in Fig. 3.3. A dc offset of 1.1 V is applied and 
the envelope signal is scaled between 1.1 V and 3.4 V. 
 
3.3 FVF and Adaptive Biasing 
To overcome the slew rate limitation in the constant input biasing linear amplifier, 
an adaptive biasing scheme with class AB input stage operation is implemented by the 
flipped voltage follower (FVF). 
 
 
Fig. 3.3 Envelope shaping function 
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Fig. 3.4 (a) presents a basic FVF structure. Comparing to the PMOS version 
conventional voltage follower, it moves the current biasing from the top to the bottom of 
the transistor M1 and adds a shunt feedback around it. This FVF can source more current 
to load but sinking capability is limited by the biasing current IB. The open loop small 
signal analysis has been elaborated in [36]. The open loop gain can be obtained by break 
the loop at node Y and the value is given by (3-7). rolY, shown in (3-8), is the open loop 
small signal impedance at node Y. Two poles in the loop are located at node X and Y, 
respectively. As shown in (3-9), rolX is a low impedance node compared to node Y. Since 
the dominant pole is located at node Y, 𝜔^ < 𝑈𝐺𝐹 < 𝜔b, in some cases compensation is 
required at node Y to ensure FVF loop stability [36]: 
 𝐴𝑣3" = −𝑔𝑚R𝑟3"^                                                   (3-7) 𝑟3"^ = 𝑟h ∥ 𝑔𝑚6𝑟36𝑟3R ≈ 𝑟h                                           (3-8) 𝑟3"b = 6E'j/'9lmnl ∥ 𝑟3R ≈ Rmnl                                          (3-9) 
            
                                    (a)                                                      (b)  
 
Fig. 3.4 (a) Basic FVF structure, from [36]. (b) High supply version FVF structure, 
after [37]. 
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FVF is suitable for low voltage operation, since the minimum operating supply 
voltage for this amplifier is 𝑉𝐷𝐷n#$ = 𝑉.m + 𝑉4.&K, and in advanced technology nodes, 
VDDmin can be lower than 1 V. However, if supply voltage is close to 3.3 V similar to our 
design, the common mode range of Vi would be limited by Vsg2. To overcome this limitation, 
the size of transistor M2 should be small. Fig. 3.4 (b) shows a high supply voltage version 
FVF. By adding a voltage follower M3, Vi can achieve even larger common mode range 
from 𝑉𝐷𝐷 − 3𝑉.m + 𝑉4.&K to 𝑉𝐷𝐷 − 𝑉.m − 𝑉4.&K. Node Z is an additional pole added to 
the loop that should be pushed out for stability. 
Based on the previous discussion about the FVF cell, an adaptive biasing 
differential pair can be integrated [36]-[38]. A possible high voltage design of an adaptive 
biasing differential pair is illustrated in Fig. 3.5. Two high voltage version FVF outputs are 
cross connected to the sources of transistor M1 and M2. The sizes of transistors M1, M2, 
Mb1A, and Mb2A are kept to be the same. When the inputs of the differential pair Vin+ and 
 
 
Fig. 3.5 Adaptive biasing differential pair. 
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Vin- are at the common mode voltage Vcm, the quiescent current through M1 and M2 are 
equal to IB. When Vin+ increases while Vin- keeps constant, the source of Mb1A and M2 will 
increase too, and the Vsg of M2. The current through M2 which sourced from Mb1B keeps 
increasing until Mb1B enters the linear region. The maximum source current of M2 can be 
much larger than 2IB. Meanwhile, the current of M1 reduces. The currents I1 and I2 can be 
mathematically calculated by (3-10)(3-11), and the differential current 𝐼4 = 𝐼R − 𝐼6  is 
expressed in (3-12)[37]. 
𝐼R = rR Rsjr + 𝑉#$E − 𝑉#$Q R                                      (3-10) 
𝐼6 = rR Rsjr − 𝑉#$E − 𝑉#$Q R                                      (3-11) 𝐼R − 𝐼6 = 8𝛽𝐼h 𝑉#$E − 𝑉#$Q                                         (3-12) 
As shown in equation (3-12) the current difference depends on the input voltage 
difference. If the input voltage difference is large, the current difference can be much larger 
than 2IB. The chosen adaptive biasing differential pair therefore shows a class AB 
characteristic.  
Another benefit of the adaptive biasing is the doubled input pair transconductance. 
Since Vin+ and Vin- are connected to the gate of Mb1A and Mb2A (source follower), the small 
signal inputs will appear at both the gates and the sources of M1 and M2 with an inverting 
phase. The equivalent small signal voltage swings of M1 and M2 are doubled, so their 
effective transconductance will be doubled accordingly. This benefit means the constant 
biasing currents in Mb1A and Mb2A are being effectively utilized to amplify small signals, 
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rather than dissipated. With this adaptive biasing, the differential pair wideband operation 
can be achieved. 
 
3.4 Linear Amplifier Design 
A conventional current mirror OTA with a class AB output stage is employed as 
the linear amplifier in the ET supply modulator design in [33]. The equivalent 
transconductance of this amplifier is 𝐺𝑚vwC = 𝑔𝑚#$𝐾R/𝐾6, where K1, K2 are the transistor 
size ratios relative to the unit size [40]. The first stage OTA dc gain is given by (3-13), 
where gmin is the transconductance of the input pair, IB is the biasing current in each input 
transistor, and λ is the channel length modulation coefficient. The nominal value of OTA’s 
dc gain, AvOTA, is approximately from 30 dB to 40 dB. In the envelope tracking applications, 
the supply modulator provides large biasing current to the PA. The equivalent loading seen 
from the PA drain is a low impedance. The proposed design can drive an equivalent of 6 
Ω effective PA load. Due to this low output impedance, the class AB stage only provides 
a small dc gain, in the range of few dBs as shown in (3-14). The overall dc gain of this 
linear amplifier (3-15) is below 45 dB. To efficiently cancel the current ripple from the 
switching amplifier and reduce the dc error, the linear amplifier’s dc gain needs to be 
further enhanced. 𝐴𝑣vwC = 𝑔𝑚#$ yFyl ylz{sjyF ∥ ylzlFsjyF = mn?@sj z{EzlF                          (3-13) 𝐴𝑣7"&..Ch = 𝑔𝑚6| + 𝑔𝑚6} 𝑅G ∥ 𝑟𝑜6| ∥ 𝑟𝑜6}  ≈ 𝑔𝑚6| + 𝑔𝑚6} 𝑅G                                                 (3-14) 𝐴𝑣&n = 𝐴𝑣vwC𝐴𝑣7"&..Ch                                                     (3-15) 
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Fig. 3.6 presents a linear amplifier with an adaptive biasing current mirror OTA 
followed by a class AB output stage. It not only increases dc gain by 6 dB to 51 dB, but 
also improves the slew rate by utilizing FVF adaptive biasing. 
Fig. 3.7 shows the transistor level schematic of the proposed linear amplifier of the 
hybrid supply modulator. K1, K2 (K2A+K2B), K3, and K4 indicate the relative ratios of 
transistor sizes in each branch to unit size. Due to the high supply voltage of ET hybrid 
supply modulator, a high voltage version of adaptive biasing circuit is employed so that 
the input common voltage Vcm has a wider range. The input transistors M1 and M2 shown 
in Fig. 3.4 are splitted into M1A, M1B and M2A, M2B respectively. Since the sizes of transistors 
M1 (M1A+M1B), M2 (M2A+M2B), Mb1A, and Mb2A are same, the quiescent currents in M1 
(M1A+M1B) and M2 (M2A+M2B) will be equal to IB. The transistors M3, M4, M9 (M9A+M9B), 
and M10 (M10A+M10B) act as two voltage controlled current sources (VCCS) [39]. If Vin+ 
 
 
Fig. 3.6 Simplified schematic of linear amplifier with adaptive biasing current mirror 
OTA followed by class AB output stage. 
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increases, the currents in M1A and M1B will decrease and the currents in M2A and M2B will 
increase. Due to the VCCS formed by M3 and M10, the current in M10 will reduce as well. 
The current change in M6 can be calculated as 𝐼} = 𝐼RC − 𝐼6. This indicates that by adding 
these VCCSs, the transconductance of the proposed OTA is enhanced. The 
transconductance, output impedance, and dc gain of the proposed OTA are derived in (3-
16)(3-17)(3-18).  
A small signal ac block diagram of the proposed linear amplifier is shown in Fig. 
9. Rload and Cload are the PA drain equivalent resistance and capacitance. They are 6 W and 
150 pF respectively in the design. 𝐺𝑚vwC_$%/ = 2𝑔𝑚#$ ∙ RyFEyylEyFEy ∙ yy                                   (3-16) 
                                 𝑅𝑜vwC@A> = ylEyFEyz{sjy ∥ ylEyFEyzlFsjy   
 
Fig. 3.7 Schematic of the proposed linear amplifier. 
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= ylEyFEyy ∙ 6sj z{EzlF                                    (3-17) 
                                  𝐴𝑣vwC@A> = 𝐺𝑚vwC@A>𝑅𝑜vwC@A>  = Rmn?@sj z{EzlF ∙ RyFEyy                                       (3-18) 
Comparing equation (3-13) and (3-18), if gmin, λ and IB are kept the same, it would 
show that the proposed OTA can boost dc gain by a factor of 2(2K2+K3)/K3. By choosing 
correct ratios, the proposed linear amplifier can achieve 61 dB loop dc gain in the gain of 
2 V/V configuration, which is considered to be sufficient for accurate tracking. Comparing 
to the lower dc gain linear amplifier design, the higher dc gain design achieves wider unity 
gain frequency (UGF) under same current consumption condition. In other words, our 
proposed linear amplifier achieves wide bandwidth with less quiescent current and 
improves the efficiency of ET supply modulator. 
An undesired effect of gain boosting is that the gates of M3 and M4 have some extra 
loading which pushes the high frequency pole to lower frequency and degrades the phase 
margin. Due to this reason, 𝐾R ≤ 3𝐾6 should be chosen in order to trade-off between the 
achievable dc gain and the phase margin. Control signals, EN and ENB, are used to change 
the ratio of K2 and K3 to accommodate large PA loading variation. When EN is high and 
 
Fig. 3.8 Small signal AC block diagram of the proposed linear amplifier. 
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ENB is low, 𝐾R = 𝐾RC + 𝐾Rh and 𝐾 = 𝐾; When EN is low and ENB is high, 𝐾R = 𝐾RC 
and 𝐾 = 𝐾Rh + 𝐾. According to (3-18), the latter scenario reduces OTA’s dc gain to 
ensure stability in case of a large PA equivalent resistance seen by the hybrid ET supply 
modulator.  
With adaptive biasing and gain enhancement utilized, the proposed linear amplifier 
achieves 93.4 V/µs positive, -152.5 V/µs negative slew rates and 43 MHz bandwidth at a 
closed loop gain of 2 V/V with 60° phase margin, consuming 14 mA quiescent current. 
 
3.5 Slew Rate Comparison 
Large-signal slew rate limiting can cause distortion and limited bandwidth in ET 
regulators. Compared to constant input biasing counterparts, one of the benefits of adaptive 
biasing is that it can achieve higher slew rate without increasing the input stage biasing 
quiescent current. Fig. 3.9 illustrates a general constant input biasing current amplifier with 
 
 
Fig. 3.9 General constant input biasing current amplifier with class AB output stage 
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a class AB output stage. The first stage can be implemented by a folded cascode amplifier, 
rail to rail input cascode amplifier, or conventional current mirror OTA. The input biasing 
current is 2IB. Since the class AB output stage needs to source and sink 500 mA peak 
current in our design, the sizes of MP and MN are 13.5 mm/700 nm and 4.5 mm/700 nm 
respectively. The capacitance at the gate of class AB stage is in tens of pF range. Cgate 
represents lumped capacitance at the gate of the class AB stage, this includes the gate 
capacitance of MP or MN plus any compensation capacitance used at this node.  
In the proposed adaptive biasing current linear amplifier scenario, the slew rate is 
defined as: 𝑆𝑅&4 = sj_:;7:PA ∙ yFEyylEyFEy ∙ yy                                           (3-19) 
where SRad, IB_ad, and Cgate are the slew rate of the proposed adaptive biasing linear 
amplifier, the maximum current sourced from the adaptive biasing stage and the lumped 
capacitance at the class AB gate, respectively. Parameters K1, K2, K3, and K4 are ratios 
discussed in Fig. 3.7. In the constant input biasing scenario, like the linear amplifier used 
in [33], the maximum slew rate is calculated as:  𝑆𝑅3$ = Rsj7:PA ∙ yFyl                                                     (3-20) 
where SRcon and IB are the slew rate of constant input biasing current linear amplifier 
in [33] and the biasing current in each input transistor. K1 and K2 are the ratios discussed 
in Fig. 3.6. Note that 𝐼h_&4 ≫ 2𝐼h, so that we have 𝑆𝑅&4 ≫ 𝑆𝑅3$. 
The adaptive biasing current scenario achieves 93.4 V/µs positive, -152.5 V/µs 
negative slew rates while the constant input biasing scenario only obtains 50 V/µs positive, 
-87 V/µs negative slew rates with same current consumption. After utilizing the adaptive 
  38 
biasing technique, the positive and negative slew rates are improved by 86.8% and 75.3% 
respectively which making the proposed linear amplifier a perfect choice for the large 
PAPR envelope tracking applications. 
 
3.6 Lossless Current Sensing Scheme 
The class AB output buffer can be scaled down for current sensing as shown in Fig. 
3.10. A sensing resistor Rsense is inserted between the current sensing branch’s output and 
Vout. A scaled down linear amplifier’s output current generates the sensing voltage Vsense 
across Rsense which is used as the input of hysteretic comparator. Since Vsense is small, the 
difference between Isense and Ilinear/N is negligible. This current sensing scheme reduces the 
power loss on sensing resistor and improves the modulator efficiency while still providing 
 
Fig. 3.10 Lossless current sensing scheme. 
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accurate current sensing. Fig. 3.11 depicts the simulated current sensing error which is 
defined in (3-21).  𝛿 = s8?@A:BQS∙s=A@=As8?@A:B ×100%                                          (3-21) 
Where 𝛿 , Ilinear, Isense, and N, are current sensing error, linear amplifier output 
current, current flows in sensing resistor and the class AB scale down ratio respectively. 
The maximum sensing error is 1% which means that the control signal for the switching 
amplifier in our design has less than 1% error. This small error does not affect the operation 
of the hybrid supply modulator. 
 
3.7 Design of Comparator and Non-overlapped Driver 
Fig. 3.12 shows the hysteretic comparator schematic. M4 and M5 form positive 
feedback for input signals. α is the transistor size ratio defined in (3-22). The schematic of 
 
Fig. 3.11 Simulated current sensing error. 
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Fig. 3.12 can be a high gain amplifier, a latch or a hysteretic comparator, when α<1, α=1, 
and α>1, respectively. To obtain a hysteretic comparator, α>1 is required. The hysteretic 
window at dc is defined by [41]. 𝛼 =  G, G,                                                     (3-22) 𝑉L = s9rl,F Q66E                                              (3-23) 
Note that VH calculated in (3-23) is only valid if input signals are dc or low 
frequency signals. If input signals are high frequency signals, VH will increase due to the 
unsettled inner node voltage. Actual hysteretic window is a function of frequency, as VH(f). 
This effect must be considered when calculating the switching amplifier’s average 
switching frequency.  
The comparator layout matching should be considered when choosing α. If α is 
some random number, it is difficult to do the matching in the layout. Numbers such as 1.25, 
1.5, and 2 are relatively easier to implement. Numbers such as 1.3 or 1.7 will be a bad 
 
Fig. 3.12 Simplified hysteretic comparator schematic. 
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choice due to matching concerns. In our design, α =1.5 is chosen and the corresponding VH 
is 14 mV.  
Fig. 3.13 illustrates an anti shoot-through driver schematic [42]. The driver stage 
creates deadtime to prevent the power NMOS and the power PMOS turning on 
simultaneously. Therefore, there are no power loses from large shoot through current which 
improves the efficiency of hybrid supply modulator. 
 
3.8 Design of Switching Amplifier 
As discussed in Section II, the switching frequency is chosen to trade-off between 
the efficiency and linearity of ET supply modulator. In simulation, L from 6.8 µH to 10 µH 
yields optimized results. Fig. 3.14 presents the statistical probability distribution of 
switching frequency when L=10 µH. More than 95% of the switching frequency is located 
 
 
Fig. 3.13 Schematic of anti shoot-though driver with power stage. 
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between 1 MHz and 8 MHz. In order to suppress the current ripple from switching amplifier, 
linear amplifier GBW should be at least 5X of the switching frequency. The proposed linear 
amplifier GBW is 43 MHz which can effectively cancel the third and fifth order harmonics 
of majority switching frequency and improve the ET supply modulator linearity 
 
 
 
Fig. 3.14 Statistic probability distribution of switching frequency when L=10 µH. 
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CHAPTER 4 
MESURAMENT 
 
4.1 PCB Design and Test Setup 
The proposed ET supply modulator is implemented in a 0.18 µm CMOS process 
with thick gate oxide devices which can stand up to 3.6 V. ESD cells are also designed to 
protect device. The layout of ESD are compliant to the foundry ESD design rules. The 
fabricated chips are assembled to the double layer printed circuit board (PCB) test board 
through wire bonding and sealed with epoxy. Fig. 4.1 (a) presents an assembled test board 
and fig. 4.1 (b) depicts the chip layout and the wire bonding diagram.  
A micrograph of the test chip is shown in Fig. 4.2. The core area of the converter 
is 1.1 mm2 (1.05 mm x 1.05 mm). All ET supply modulator circuits are on the chip except 
the inductor in the switching amplifier. A commercial two stage HBT RF PA (Band 1, 1.95 
GHz) is used to characterize the ET supply modulator. A DC blocker is also applied to 
protect spectrum signal analyzer. 
Test bench setup is shown in Fig. 4.3. LTE baseband IQ signal is generated in 
Keysight Signal Studio software 7624B and then sent to the RF Vector Signal Generator 
and the Envelope Signal Generator respectively. Envelope shaping is applied in Signal 
Studio software too. The RF path and the envelope path are synchronized and aligned to 
get rid of any linearity distortion due to the path delay difference. Fig 4.4 illustrates the lab 
test bench setup. All lab ESD protection measures were taken to prevent damage to device 
and lab equipment.  
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(a) 
 
 
 
(b) 
 
Fig. 4.1 (a) An assembled test board. (b) The chip layout and the wire bonding diagram. 
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Fig. 4.2 Micrograph of proposed ET supply modulator, core area is 1.1 mm2 (1.05 mm 
X 1.05 mm) 
 
 
Fig. 4.3 Test bench setup to characteristic proposed ET supply modulator 
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4.2 Measurement Results 
4.2.1 Standalone ET Supply Modulator Efficiency Characterization 
The standalone ET supply modulator efficiency is characterized with an equivalent 
loading of 6 W resistance and 150 pF capacitance. A 10 MHz LTE QPSK signal with 7.24 
dB maximum PAPR is employed as the envelope signal. Fig. 4.5 shows the measured 
transient response of the modulator’s input and output. Output tracks input envelope with 
less than few millivolts error, when taking 6 dB gain into consideration. The efficiency of 
ET supply modulator is also measured and shown in Fig. 4.6. It achieves 83% maximum 
efficiency and over 70% efficiency when the output power larger than 0.3 W. 
 
 
 
 
 
Fig. 4.4 The lab test bench setup. 
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Fig. 4.5 Measured ET supply modulator input and output transient, output voltage is 
exactly two time of input voltage. 
 
 
Fig. 4.6 Standalone ET supply modulator efficiency plot. 
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4.2.2 ET PA System Efficiency Characterization 
 
 
 
 
Fig. 4.7 PAE of PA with fixed supply and ET PA system with LTE QPSK 10 MHz 
signal at 1.95 GHz. 
 
 
Fig. 4.8 ACLR of ET PA system without DPD for 10 MHz QPSK and 64QAM LTE 
signal at 1.95 GHz 
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To evaluate the ET PA system, a 3.6 V supply voltage is used with a corresponding 
maximum modulator output voltage of 3.4 V. The comparison between the measured 
power added efficiency (PAE) with fixed supply and the ET PA system is depicted in Fig. 
4.7. The measured PAE for ET PA system is 42.3% at 26.2 dBm PA output power. At 6 
dB back-off, 20 dBm PA output power, PAE is more than 24% which is improved by 8% 
compared to the fixed supply PA. 
 
4.2.3 ET PA System Linearity Characterization 
The linearity measurements of ET PA system are presented with both a 7.24 dB 
PAPR 10 MHz QPSK LTE signal and an 8.15 dB PAPR 10 MHz 64QAM LTE signal [43]. 
Fig. 4.8 and Fig. 4.9 depict the adjacent channel leakage ratio (ACLR) and the error vector 
 
 
Fig. 4.9 EVM of ET PA system without DPD for 10 MHz QPSK and 64QAM LTE 
signal at 1.95 GHz 
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magnitude (EVM) measurements. At 26.2 dBm PA output power, -37.7 dBc ACLR and 
4.5% EVM are achieved with QPSK modulated signal, while at 26 dBm PA output power, 
-35.6 dBc ACLR and 6% EVM are achieved with 64QAM modulated signal. All 
measurements are taken without any digital pre-distortion. The power spectral densities are 
shown in Fig. 4.10 with LTE mask. Without DPD, the ET PA system still meets the LTE 
mask. The out of band power spectral densities are shown in Fig. 4.11. The experimental 
results depict that the proposed adaptive biasing linear amplifier can effectively cancel the 
third and fifth order harmonics of the majority switching frequency and improve ET PA 
system linearity, with low receiver band noise up to 90 MHz offset.  
 
 
 
 
 
Fig. 4.10 Power spectral density of ET PA system without DPD for 10 MHz QPSK and 
64QAM LTE signal at 1.95 GHz 
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Fig. 4.11 Out of band power spectral density of ET PA system without DPD for 10 MHz 
QPSK and 64QAM LTE signal at 1.95 GHz 
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4.3 Chip Performance Summary 
Table I summarizes the comparison of this work and previously reported results. 
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CHAPTER 5 
CONLUSION 
 
5.1 Summary 
After more than 40 years’ development, mobile phone has evolved from 1G pricy, 
heavy, and bulky analog phone to 4G LTE affordable, small and powerful smartphone. 
While people are enjoying the high data rate smartphone, which brought by the advanced 
communication technology, reducing cellphone power consumption to increase battery life 
has become more and more important.  
ET technique has drawn great attention due to its high efficiency, high linearity, 
and wideband operation. After analyzing the issues of state of the art ET supply modulator 
design. A high efficiency, high linearity and wideband ET hybrid supply modulator 
utilizing adaptive biasing and gain enhancement for the linear amplifier is proposed. The 
proposed adaptive biasing ET supply modulator provides high slew rate and accurate 
tracking concurrently.  
To verify the proposed high slew rate adaptive biasing ET supply modulator, a test 
chip is designed, fabricated and characterized. The test chip is fabricated in a 0.18 µm 
CMOS process with thick gate oxide devices. The proposed ET supply modulator design 
efficiently achieves sufficient dc gain, wide bandwidth, and high slew rate simultaneously, 
which the prior works did not address. The 61 dB loop dc gain, 83% peak efficiency, and 
93.4 V/µs positive, -152.5 V/µs negative slew rates which are improved by 86.8% and 75.3% 
respectively, make the proposed ET modulator design an excellent candidate to track the 
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complicated large PAPR envelope signals and improve LTE ET PA system’s overall 
efficiency. 
 
5.2 Future Work  
The proposed ET supply modulator can be combined with other techniques to 
further improve efficiency, such as AC coupled linear amplifier, multi-level supply 
converter and even supply modulated linear amplifier. Adaptive current ripple cancellation 
can also improve ET supply modulator linearity and efficiency.  
Due to the hysteretic control of the switching amplifier, the current control loop 
cannot be modeled by linear model. A more sophisticated model of the current control loop 
would provide more insight on the current frequency response to ET supply modulator. 
Which can potentially optimize current design to further improve linearity and efficiency. 
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